



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s) Aleksandra Smiljanic Examiner: Unassigned

Serial No.: 10/798,077 Group Art Unit: Unassigned

Confirmation No: Unassigned Docket: 1209-37

Filed: March 11, 2004 Dated: May 26, 2004

For: Load Balancing Algorithms in

Non-Blocking Multistage

Packet Switches

Mail Stop Disclosure Documents

Commissioner for Patents

P.O. Box 1450

Alexandria, Virginia 22313-1450

I hereby certify this correspondence is being deposited with the United States Postal Service as first class mail,

postpaid in an envelope, addressed to: Commissioner for Patents, P.O. Box 1450,

Alexandria, Virginia 22313-1450

on May 26, 2004

Signed:

INFORMATION DISCLOSURE STATEMENT

Sir:

In order to fulfill the requirements of candor and good faith set forth in 37 C.F.R. §1.56, Applicants submit herewith the following Information Disclosure Statement in accordance with the provisions of 37 C.F.R. §1.97 and §1.98.

UNITED STATES PATENTS

PATENTEE	PATENT NO.	ISSUE DATE
Walia et al.	6,636,480 B1	October 21, 2003
Ramamurthy et al.	6,618,379 B1	September 9, 2003
Storr	6,633,543 B1	October 14, 2003
Joung et al.	6,628,613 B1	September 30, 2003

Erimli et al.	6,405,258 B1	June 11, 2002
Kim et al.	6,359,885 B1	March 19, 2002
Kanoh	6,341,313 B1	January 22, 2002
Lee	6,335,930	January 1, 2002
Kasper	6,307,835 B1	October 23, 2001
Charney et al.	6,072,772	June 6, 2000
Bauman	6,046,979	April 4, 2000
Ramakrishnan	5,974,028	October 26, 1999
Van Loo et al.	5,907,485	May 25, 1999
Ozveren et al.	5,617,409	April 1, 1997
Ito et al.	5,539,747	July 23, 1996
Lund et al.	5,517,495	May 14, 1996
Spinney et al.	5,390,173	February 14, 1995
Kullander	5,315,587	May 24, 1994
Dias et al.	4,785,446	November 15, 1988
Huang et al.	4,516,238	May 7, 1985
Asthana et al.	4,057,711	November 8, 1977
Fraser	3,979,733	September 7, 1976

NON-PATENT PUBLICATIONS

- 1. Amit Singhal, et al., "Terabit switching: a survey of techniques and current products", *Computer Communications* <u>25</u>: 547-556 (2002).
- 2. Sundar Iyer, et al., "Analysis of a packet switch with memories running slower than the line-rate". Computer Systems Laboratory. Stanford University. www.ieee-infocom.org/2000/papers/111.pdf.

3. Jonathan S. Turner, "Optimal Nonblocking Multicast Virtual Circuit Switch" 0743-166x/94 IEEE: 298-305 (1994).

Chapter 3 - Point-to-Point Multi-State Circuit Switching from unknown publication.

(Further publication information will be forwarded shortly.)

Copies of the references set forth above are enclosed herewith and a separate listing of

the same has been set forth on the attached Form PTO-1449. The Examiner is respectfully

requested to consider these references in their entireties, and to indicate that he or she has

done so by initialing the enclosed Form PTO-1449.

In view of the present submission, it is believed that the present application is in all

respects complete, and in condition for examination and favorable consideration.

If the Examiner has any questions or comments relating to the present invention, he or

she is respectfully invited to contact Applicants' attorney at the telephone number set forth

below.

4.

Respectfully submitted,

Susan A. Sipos

Registration No.: 43,128

Attorney for Applicant(s)

HOFFMANN & BARON, LLP 6900 Jericho Turnpike

Syosset, New York 11791

(516) 822-3550

SAS/nr

189547 1

3

PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

ATTY. DOCKET NO.	SERIAL NO.
1209-37	10/798,077
APPLICANT	CONFIRMATION NO.
Aleksandra Smiljanic	Unassigned
FILING DATE	GROUP
March 11, 2004	Unassigned

U.S. PATENT DOCUMENTS

		U.S. PATE	11 DOCUMENTS			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	6,636,480 B1	Oct. 21, 2003	Walia et al.			
	6,618,379 B1	Sept. 9, 2003	Ramamurthy et al.			
	6,633,543 B1	Oct. 14, 2003	Storr			
	6,628,613 B1	Sept. 30, 2003	Joung et al.			
	6,405,258 B1	June 11, 2002	Erimli et al.			
	6,359,885 B1	March 19, 2002	Kim et al.			
	6,341,313 B1	Jan. 22, 2002	Kanoh			
	6,335,930	Jan. 1, 2002	Lee			
	6,307,835 B1	Oct. 23, 2001	Kasper			
	6,072,772	June 6, 2000	Charney et al.			
	6,046,979	April 4, 2000	Bauman			
	5,974,028	Oct. 26, 1999	Ramakrishnan			
	5,907,485	May 25, 1999	Van Loo et al.			
	5,617,409	April 1, 1997	Ozveren et al.			
	5,539,747	July 23, 1996	Ito et al.			
	5,517,495	May 14, 1996	Lund et al.	_		
	5,390,173	Feb. 14, 1995	Spinney et al.			
	5,315,587	May 24, 1994	Kullander			
		<u></u>	<u> </u>			L

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (Rev. 2-32) PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO. 1209-37		SERIAL NO. 10/798,077		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			APPLICANT Aleksandra Smiljanic FILING DATE March 11, 2004		CONFIRMATION NO. Unassigned GROUP Unassigned		
(Use several sheets if necessary)							
	4,785,446	Nov. 15, 1988	Dias et	al.			
	4,516,238	May 7, 1985	Huang 6	et al.			
	4,057,711	Nov. 8, 1977	Asthana	et al.			-
	3,979,733	Sept. 7, 1976	Fraser				
	produ Sunda slowe	Singhal, et al., "Tets", <i>Computer C</i> or Iyer, et al., "Ar or than the line-ra	Terabit sy Communi nalysis of te". Con	vitching: a cations 25 a packet supporter System	survey of te : 547-556 (2) switch with ratems Laborat	chnique 002). nemorie tory. St	es and current
		ersity www.iee	****			"	Circuit Switch
		nan S. Turner, "C 166x/94 <i>IEEE</i> : 2			g Mullicast	v II tual	——————————————————————————————————————
		er 3 - Point-to-Peration. (Further p					

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication with applicant.